

1007 Rec'd PCT/PTO 01 MAR 2002

FORM PTO-1390 (REV. 12-2001)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NUMBER VIR 0002 PA
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371			U.S. APPLICATION NO. (If known, see 37 CFR 1.5 10/070193
INTERNATIONAL APPLICATION NO. PCT/DE00/02451	INTERNATIONAL FILING DATE 26 July 2000 (26.07.2000)	PRIORITY DATE CLAIMED 2 September 1999 (02.09.1999)	
TITLE OF INVENTION CIRCUIT FOR GENERATING IMAGE DATA FOR A PC AND APPROPRIATE DATA TRANSFER METHOD			
APPLICANT(S) FOR DO/EO/US			
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:			
<p>1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.</p> <p>2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.</p> <p>3. <input type="checkbox"/> This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.</p> <p>4. <input checked="" type="checkbox"/> The US has been elected by the expiration of 19 months from the priority date (Article 31).</p> <p>5. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2))</p> <p>a. <input type="checkbox"/> is attached hereto (required only if not communicated by the International Bureau).</p> <p>b. <input checked="" type="checkbox"/> has been communicated by the International Bureau.</p> <p>c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).</p> <p>6. <input checked="" type="checkbox"/> An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).</p> <p>a. <input checked="" type="checkbox"/> is attached hereto.</p> <p>b. <input type="checkbox"/> has been previously submitted under 35 U.S.C. 154(d)(4).</p> <p>7. <input type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))</p> <p>a. <input type="checkbox"/> are attached hereto (required only if not communicated by the International Bureau).</p> <p>b. <input type="checkbox"/> have been communicated by the International Bureau.</p> <p>c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.</p> <p>d. <input type="checkbox"/> have not been made and will not be made.</p> <p>8. <input type="checkbox"/> An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)).</p> <p>9. <input checked="" type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). (UNSIGNED)</p> <p>10. <input type="checkbox"/> An English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).</p> <p>Items 11 to 20 below concern document(s) or information included:</p> <p>11. <input type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98.</p> <p>12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.</p> <p>13. <input checked="" type="checkbox"/> A FIRST preliminary amendment.</p> <p>14. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.</p> <p>15. <input type="checkbox"/> A substitute specification.</p> <p>16. <input type="checkbox"/> A change of power of attorney and/or address letter.</p> <p>17. <input type="checkbox"/> A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.</p> <p>18. <input type="checkbox"/> A second copy of the published international application under 35 U.S.C. 154(d)(4).</p> <p>19. <input type="checkbox"/> A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).</p> <p>20. <input checked="" type="checkbox"/> Other items or information: Certificate of Express Mail filing</p>			

U.S. APPLICATION NO. (if known, see 37 CFR 1.53) 10/070193		INTERNATIONAL APPLICATION NO PCT/DE00/02451		ATTORNEY'S DOCKET NUMBER VIR 0002 PA	
---	--	---	--	--	--

21. <input checked="" type="checkbox"/> The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)): Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO. \$1040.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$890.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$740.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$710.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT =				CALCULATIONS PTO USE ONLY <table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%; text-align: right;">\$ 890.00</td> <td style="width:50%;"></td> </tr> </table>		\$ 890.00	
\$ 890.00							
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%; text-align: right;">\$</td> <td style="width:50%;"></td> </tr> </table>		\$	
\$							
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE				
Total claims	19 - 20 =	0	x \$18.00	\$ 0.00			
Independent claims	2 - 3 =	0	x \$84.00	\$ 0.00			
MULTIPLE DEPENDENT CLAIM(S) (if applicable) 0				+ \$280.00	\$ 0.00		
TOTAL OF ABOVE CALCULATIONS =				\$ 890.00			
<input checked="" type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.				\$			
SUBTOTAL =				\$ 445.00			
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				\$ 0.00			
TOTAL NATIONAL FEE =				\$ 445.00			
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +				\$ 0.00			
TOTAL FEES ENCLOSED =				\$ 445.00			
				Amount to be refunded:	\$		
				charged:	\$		

a. ☒ A check in the amount of \$ 445.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
 A duplicate copy of this sheet is enclosed.


c. ☐ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
 overpayment to Deposit Account No. _____. A duplicate copy of this sheet is enclosed.

d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. **Credit card
 information should not be included on this form.** Provide credit card information and authorization on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR
 1.137 (a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Thomas E. Lees
 Killworth, Gottman, Hagan & Schaeff
 One Dayton Centre
 One South Main Street, Suite 500
 Dayton, Ohio 45402-2023



 SIGNATURE
 Thomas E. Lees

 NAME

 46,867

 REGISTRATION NUMBER

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of

Applicants : Burghard Hoffmann
Title : CIRCUIT FOR GENERATING IMAGE DATA FOR A PC AND
: APPROPRIATE DATA TRANSFER METHOD
Docket No. : VIR 0002 PA

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

PRELIMINARY AMENDMENT

Prior to the examination of this application, please amend the above-identified application as follows.

IN THE SPECIFICATION

On Page 1, after the title please add the following:

-- CROSS-REFERENCE TO RELATED APPLICATION

This application claims the benefit of PCT/DE/00/2451, which claims priority to German Patent 199 41 742.3 filed September 02, 1999 by Hoffmann et al. entitled CIRCUIT FOR GENERATING IMAGE DATA FOR A PC AND APPROPRIATE DATA TRANSFER METHOD.--

IN THE CLAIMS

Please cancel claims 1-18.

Please add the following new claims.

19. (New) Circuit for generating image data for real-time representation on a computer, with a data input for receiving raw image data of an image sensor, a buffer arranged to receive the inputted raw image data, a serial data output, and control logic, characterized in that the

Attorney Docket No. – VIR 0002 PA

control logic is provided for combining the buffered raw image data into data packets with protocol elements of the lowest Ethernet protocol level, and the serial data output is arranged to output the data packets.

20. (New) Circuit according to claim 19, characterized in that the protocol elements in the data packets are only of the lowest Ethernet protocol level.

21. (New) Circuit according to claim 19, characterized in that the buffer has a capacity for the raw image data of at least one image line.

22. (New) Circuit according to claim 21, characterized in that the buffer has a capacity for at least two image lines.

23. (New) Circuit according to claim 22, characterized in that the buffer is a dual-port random access memory.

24. (New) Circuit according to claim 22, characterized in that a bank change-over switch between at least two memory blocks is provided, wherein each memory block has the capacity for at least one image line, and wherein the raw image data of sequential image lines are read into the respective other memory block and read-out in a pull-push manner.

25. (New) Circuit according to claim 19, characterized in that the data input is a parallel input of a pre-determinable bit width, wherein the read-out or respectively the output frequency for the image data combined into data packets is greater than the product of a read-in frequency multiplied by the bit width of the data input.

26. (New) Circuit according to claim 24, characterized in that the data input of the circuit has a 16 bit width.

Attorney Docket No. – VIR 0002 PA

27. (New) Circuit according to claim 19, characterized in that the data output is an optical output.

28. (New) Circuit according to claim 19, further comprising a computer that is equipped with an Ethernet network card, characterized in that the PC is configured for receiving image data from the circuit, with driver software for the Ethernet network card that uses only protocol data from the lowest Ethernet protocol level as protocol data, and interprets all remaining data in the data packets received as image data.

29. (New) Circuit according to claim 19, characterized in that the Ethernet network card is provided with an optical input.

30. (New) Method for transmitting image data in real-time from a camera to a computer, wherein the raw image data are buffered and combined into Ethernet data packets, characterized in that only the lowest protocol level is used for combining the raw image data into Ethernet data packets, and the data are provided to the input of an Ethernet network card of the computer, wherein the Ethernet network card is operated such that only the data of the lowest protocol level is used as protocol data, and all remaining data are interpreted as image data.

31. (New) Method according to claim 30, characterized in that the raw image data is buffered line-by-line and combined line-by-line into Ethernet data packets and provided serially to the input of the Ethernet network card.

32. (New) Method according to claim 31, characterized in that the data are read line-by-line into different memory blocks, wherein the data are subsequently read-out again in the same sequence from the memory blocks.

33. (New) Method according to claim 31, characterized in that two memory blocks are provided, which raw image data are alternately read into and read from in a pull-push manner.

Attorney Docket No. – VIR 0002 PA

34. (New) Method according to claim 32, characterized in that reading out of the data of one image line takes place in a sequence pre-determinable by a control logic and independent of the reading-in of the image data of this image line.

35. (New) Method according to claim 32, characterized in that at the same time as the reading-in of the image data in an image line, reading-in of the associated protocol data of the lowest Ethernet level takes place.

36. (New) Method according to claim 30, characterized in that the buffered image data is only combined into Ethernet data packets and expanded with appropriate protocol data when a read-out takes place.

37. (New) Method according to claim 30, characterized in that the data of an image line are respectively combined into a whole number of Ethernet data packets such that none of the data packets contains data from different image lines.

Attorney Docket No. – VIR 0002 PA

REMARKS

Applicants respectfully request examination of the claims on the merits in this application. Applicants submit that the above claims represent allowable subject matter. The Examiner is encouraged to contact the undersigned to resolve efficiently any formal matters or to discuss any aspects of the application or of this response. Otherwise, early notification of allowable subject matter is respectfully solicited.

Respectfully submitted,

KILLWORTH, GOTTMAN, HAGAN &
SCHAEFF, L.L.P.

By 

Thomas E. Lees

Registration No. 46,867

One Dayton Centre
One South Main Street, Suite 500
Dayton, Ohio 45402-2023
Telephone: (937) 223-2050
Facsimile: (937) 223-0724

(12) INTERNATIONAL APPLICATION PUBLISHED ACCORDING TO THE INTERNATIONAL PATENT COOPERATION TREATY (PCT)

(19) WORLD INTELLECTUAL PROPERTY ORGANISATION
INTERNATIONAL BUREAU

(43) INTERNATIONAL PUBLICATION DATE
15 March 2001 (15.03.2001)

(10) INTERNATIONAL PUBLICATION NUMBER
WO 01/19076 A1

[WIPO/OMPI logo]

PCT

(51) International Patent Classification⁷: H04N 5/232

Burghard [DE/DE]; Konrad-
Adenauer-Strasse 2, D-65232 Taunusstein (DE)

(21) International Reference: PCT/DE00/02451

(74) Representative: WEBER, SEIFFERT & LIEKE;
Postfach 61 45 D-65051 Wiesbaden (DE)

(22) International Application Date:
26 July 2000 (26.07.2000)

(81) Designated states (*national*): JP, US.

(84) Designation data (*regional*): European patent
(AT, BE, CH, CY, DE, DK, ES, FI, FR, GB,
GR, IE, IT, LU, MC, NL, PT, SE).

(25) Filing language: German

(26) Publication language: German

Published:

- *with international search report.*

(30) Priority details:
199 41 742.3 2 September 1999 (02.09.1999) DE

For explanation of the two-letter code and other abbreviations, see "Guidance notes on Codes and Abbreviations" at the beginning of each regular edition of the PCT Gazette.

(71) Applicant (*for all designated states except US*):
VITRONIC DR.-ING. STEIN
BILDVERARBEITUNGSSYSTEME GMBH
[DE/DE]; Hasengartenstrasse 14a, D-65189
Wiesbaden (DE).

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): HOFFMANN,

Circuit for generating image data for a PC and appropriate method for transfer of data

The present invention relates to a circuit for generating image data in real-time representation on a PC, with a data input for receiving raw pixel data that is generally generated by a semi-conducting, light-sensitive image detection device.

5 The present invention also relates to a personal computer (PC) that has an Ethernet card that is configured for receiving and representing appropriate image data.

Lastly, the present invention also relates to a method for transmitting and representing on a PC, in real-time, image data that is generated by an image detection device.

10 In principle, so-called matrix cameras or cell cameras, and respectively matrix sensors and cell sensors, can be considered as image detection devices. Because of the limited data capacity and data processing speed with a PC, image representation on a PC in real-time is a problem that until now has been overcome only using relatively expensive and complex additional components.

15 In representing images that have been generated using a video camera, very large quantities of data are soon accumulated. Even a conventional CCD sensor with 400,000 image points generates a data rate of approximately 14 to 15 Mbytes/s. Rapid line sensors that have, for example 7,000 image points per line generate quantities of data in the region of 100 Mbytes/s and more. The problem of rapidly processing such quantities of data is conventionally solved by so-called frame-grabber circuits that are additional
20 components for a PC and are relatively expensive.

With respect to this prior art, the object of the present invention is to provide an appropriate circuit, an appropriately configured PC and an appropriate method for transmitting the data from an image sensor to a PC, in which the complexity of representing image data on the PC is considerably reduced and consequently the costs for
25 producing real-time representation are also considerably decreased.

With respect to the circuit described in the introduction, this object is solved in that the circuit has a buffer, control logic and a data output, wherein the control logic is provided

for assembling the raw image data stored in the buffer into data packets and for generating protocol data for the data packets, wherein the protocol data are limited to the lowest level of an Ethernet protocol.

5 "Raw image data" is understood here to be the already digitised values of the original analog pixel values that were generated by the image sensors.

Such a circuit, with a buffer and comparatively simple control logic that simply assembles the raw image data into data packets and must provide it with at least one part of the protocol data from the lowest Ethernet protocol level is comparatively simple and inexpensive to manufacture. The data available at the corresponding serial data output of
10 such a circuit can be directly supplied to the input of an Ethernet network card that is in any case part of the standard equipment of very many PCs. The PC then simply needs appropriately configured driver software for operating the Ethernet network card for appropriate conversion of the image data so that only the protocol data of the lowest Ethernet level (MAC layer) are used, and all other data are interpreted as image data. The
15 Ethernet is capable of processing data rates of 125 Mbytes/s (= 1 Gbits/s). It is thus also possible to receive and process appropriate image data at a data rate of up to 125 Mbytes/s. In summary, the essence of the invention is in the exploitation of the possibilities of Ethernet network cards, wherein these are nevertheless not used in their normal operating mode in which the protocol data of several protocol levels are evaluated and the data processed accordingly, but instead used in a way for which it was not
20 intended, in that only the data format limited to the lowest protocol level is generated, and wherein the driver software has then also to be configured appropriately for the Ethernet network card in order to be able to process the data without protocol data from the higher protocol levels of the Ethernet. The circuit according to the invention can either be
25 integrated into a camera, it can be integrated into a PC input in front of an Ethernet card, or be provided as a separate, interconnectable component or interface element. When the circuit is provided as a separate component or input circuit on a PC, optionally several cameras with appropriately low data rates can also be connected at the same time to the input of the circuit according to the invention. For example, up to 8 conventional CCD
30 matrix cameras could be set out parallel to the input of the circuit according to the invention, as together they generate a data rate of less than 120 Mbytes/s.

It is advantageous when, with the circuit according to the invention, the buffer has a capacity for the raw image data of at least one scanning line.

It is advantageous when the buffer has a capacity for at least two scanning lines. In such a case, the raw image data of a scanning line can firstly be completely written into an appropriate memory block before it is read from this area and output as data packets. While this reading and data output is taking place, the next scanning line can in the meantime be written into the remaining memory block, and while this latter memory block is subsequently being read from, the former memory block can be written to again. Naturally, it would also be possible to use further memory blocks, however when the read-out speed is greater than the data rate at which the image data arrive, and respectively have to be written into the memory, two memory blocks are sufficient for one scanning line each. In this way costs for otherwise expensive memory space is also saved, particularly as these must be memories into which data can be written and read out at an appropriate speed. An embodiment of the invention is particularly preferred in which a so-called dual-port RAM is used as the buffer, that is to say a memory with selectable access and a dual connection, namely one connection for writing and respectively for memory, and on connection for read-out from the memory, wherein these two connections can be operated at different data rates or respectively pulse frequencies.

Such a dual-port RAM preferably has two memory blocks, also known as “banks” wherein a bank change-over switch switches back and forth alternately between the two banks, wherein at a given time one bank is written into and the other is read from, and the writing and read-out of the two banks takes place continuously in a push-pull manner.

Writing and reading of respective complete lines has the advantage that the raw image data can, when required, be written in a sequence into the line memory concerned, that is to say the bank, other than that in which it will possibly be read out subsequently. With many line sensors it is usual, for example, for the data for the individual image pixels to be sensed from the centre of the sensor towards the two sides, wherein in addition the line sensor can also be divided into several sectors in which this takes place separately. This means that the sequence of image data from the line sensor does not correspond to the line pattern from one end to the other, wherein, however, by reading out and with a

known sequence for the writing procedure, the data can be arranged and output serially from one line end to the other line end, as soon as the line is completely memorised in the appropriate memory block, that is to say the bank.

Furthermore, data writing can also be done parallel, for example with a bit width of 8, 16 or 32 bits, whereas read-out takes place serially, that is to say the possibly parallel read-out procedure follows parallel/serial data conversion. Clearly, the read-out or respectively the output frequency must be greater than the writing frequency by at least the bit width factor.

Where there is a higher data transmission speed, which is necessary for the circuit according to the invention, it has proved advantageous when the data output is an optical output, and when correspondingly the associated PC input, in concrete terms the input for an Ethernet network card, is an optical data input.

Apart from the fact that it must be equipped with an Ethernet network card, the corresponding PC need only be have relatively simple driver software for receiving the image data, wherein the driver software simply ensures that of the image data, combined into data packets, being received, only the protocol data, or at least a part of the protocol data, of the lowest Ethernet protocol level are used (MAC layer), while all other data (which in the case of a conventional Ethernet data packet contain further higher levels of protocol data) are exclusively interpreted as image data.

In this way it is possible to maintain the high image data transmission speed. As described hereinabove, the PC should also have an optical input in order to be able to receive the data, possibly output via an optical output by the circuit.

With respect to the method described hereinabove, the object of the invention is solved in that the raw image data is buffered and combined into data packets in the Ethernet format, wherein, nevertheless, only Ethernet protocol data of the lowest protocol level are used, and these data combined into packets are then output serially and subsequently interpreted via the driver software of an appropriate Ethernet network card as pure image data that simply have additional data of the lowest Ethernet protocol level.

Further advantages, features and possibilities for application of the present invention will

be evident from the following description of a preferred embodiment and the attached drawings. There is shown, in:

Figure 1 a block diagram that shows the principles of the circuit according to the invention and the connection thereof to a camera on the one hand, and to several PCs on the other, and

Figure 2 a block diagram of a special embodiment of the invention, shown in rather more concrete terms.

Figure 1 shows on the left an optical camera system 4 and located behind it a line sensor 5 of a line camera. The line is divided internally in the line sensor into four line blocks, wherein the individual image data of these blocks is digitised and written, via multiplexers 6 into a dual-port RAM 1. The dual-port RAM 1 is for its part divided into two blocks 1a, 1b, which by means of a change-over switch 11, shown here only schematically, and which can equally well be in the form of software control, alternately makes free one of the two blocks 1a, 1b of the dual-port RAM 1 for writing in data from the multiplexers 6 or respectively from the line sensor 5, while the respective remaining memory block 1b or respectively 1a is made free for read out. The writing and reading procedures into and from the dual-port RAM 1 are controlled by control logic 3. The memory blocks, also called "banks" are dimensioned such that they can respectively receive the data of a complete image line from the line sensor 5. Regardless of the sequence, it is assumed that firstly the digitised image data of a complete image line will be written into the memory block, that is to say the bank 1a. After a complete line of an image has been written into this memory block 1a, a switch-over is made to the memory block 1b using the switching device 11, and the next following line from the line sensor 5 is written in digitised form into the memory block, that is to say the bank 1b. During this time, the data previously stored in the bank 1a is read out and arranged serially via the optical wave-guide interface 7 in a pre-determinable sequence, that is to say parallel/serial conversion takes place. Moreover, the data are converted from an electrical into an optical form, and transmitted via the optical output 2 to a passive distributor 9. From this passive distributor, the data go to an Ethernet network card 13 of a PC. In the present instance, four different PCs 10 are shown that are loaded with data from, for example, four sequential entities, one after

another by the distributor 9. This means that the passive distributor first supplies all the sequential image lines of a given image or of a given series of images to a first PC 10, the next image or the next series of images is given to the next PC 20, and so on, so where necessary parallel image processing of sequential images can take place at the same time
5 on several PCs. This is of interest, for example, when an appropriate camera is used in an optical sensing and sorting system, for example a parcel sorting installation. The line camera 4, 5 then possibly records different elements or portions of an entity that are respectively evaluated separately on a different PC. It is also possible for the camera to sense several different entities rapidly one after another, wherein the evaluation of the
10 images of different entities takes place on different PCs.

In addition to control of the writing and reading procedures in the dual-port RAM and in addition to switching over the switching device 11, the control logic also fulfils other tasks such as, for example, control of the image line recording and read-out. During the read-out, using the interface 7 the line data can, for example, be divided into several data
15 packets in accordance with the Ethernet standard, and provided additionally with appropriate frame data that are then given serially via the output 2 to the respective computers. An additional data input is shown at 8, via which the PCs 10 connected for image evaluation possibly deliver check-back or feedback signals that make suitable adaptation of the control logic 3 possible.

20 The circuit according to the invention, which essentially only consists of the dual-port RAM 1, the control logic 3, and possibly also the interface 7, is relatively simply constructed and can therefore cope well with the large data rates. Moreover this circuit is substantially cheaper to manufacture than a frame-grabber card, and additionally such a circuit needs only to be provided once for several PCs, as shown in the embodiment.

25 Figure 2 shows a somewhat modified embodiment of the circuit according to the invention, again in detail. A camera interface is labelled 12, which can, for example, satisfy the function of the components in Figure 1 represented by the multiplexers 6 and the series-connected units for analog/digital conversion of the image data received.

A dual-port RAM 1 with two memory banks is also provided in this case, wherein each of
30 the memory banks 1a, 1b has an additional sub-sector 1c and respectively 1d, in which the

frame data is stored according to the Ethernet protocol in the lowest protocol level, together with the data stored in areas 1a and respectively 1b. In this case the data from memory banks 1a and respectively 1b can be read directly together with the frame data from areas 1c and 1d, without the frame data having to be added in addition. All read and write procedures are controlled by the control logic 3' substantially in the same manner as was described for the previous embodiment according to Figure 1. The image data previously provided with the protocol frames from the lowest Ethernet protocol level are passed on via the control device 3' to the interface 7, in that a parallel/serial conversion takes place, and lastly the electrical data are converted into optical signals and transmitted in the optical wave guide controller 2 serving as an output.

The control logic 3' is additionally provided with connecting lines to an input/output interface 14 and a further control that affects the camera interface 12 in order to make possible feedback control of the focussing of the optical system and/or image sensing, possibly as a reaction to available image results.

Claims

1. Circuit for generating image data for real-time representation on a PC, with a data input for receiving raw pixel data of an image sensor, characterised in that the circuit has a buffer (1), a serial data output (2) and control logic (3), wherein the control logic (3) is provided for combining the buffered raw image data into data packets with protocol elements of the lowest Ethernet protocol level (MAC layer).
2. Circuit according to claim 1, characterised in that the buffer has a capacity for the raw image data of at least one image line.
3. Circuit according to claim 2, characterised in that the buffer has a capacity for at least two image lines.
4. Circuit according to claim 3, characterised in that the buffer is a dual-port RAM.
5. Circuit according to claim 3 or 4, characterised in that a bank change-over switch between at least two memory blocks (banks) is provided, wherein each memory block (bank) has the capacity for at least one image line, and wherein the raw image data of sequential image lines are read into the respective other memory block and read-out in a pull-push manner.
6. Circuit according to one of claims 1 to 5, characterised in that the data input is a parallel input of a pre-determinable bit width, wherein the read-out or respectively the output frequency for the image data combined into data packets is greater than the product of the read-in frequency multiplied by the bit width of the data input.
7. Circuit according to claim 6, characterised in that the data input of the circuit has a 16 bit width.
8. Circuit according to one of claims 1 to 7, characterised in that the data output is an optical output.

- 5 9. Personal computer (PC) that is equipped with an Ethernet network card, characterised in that the PC is configured for receiving image data from the circuit according to one of claims 1 to 8, with driver software for the Ethernet network card that uses only protocol data from the lowest Ethernet protocol level as protocol data, and interprets all remaining data in the data packets received as image data.
- 10 10. PC according to claim 9, characterised in that the Ethernet network card is provided with an optical input.
11. Method for transmitting image data in real-time from a camera to a PC, characterised in that the raw image data are buffered, combined into Ethernet data packets in which only the lowest protocol level is used, and are provided to the input of an Ethernet network card of the PC, wherein the Ethernet network card is operated such that only the data of the lowest protocol level (MAC layer) is used as protocol data, and all remaining data is interpreted as image data.
- 15 12. Method according to claim 11, characterised in that the raw image data is buffered line-by-line and combined line-by-line into Ethernet data packets and provided serially to the input of the Ethernet network card.
- 20 13. Method according to claim 12, characterised in that the data are read line-by-line into different memory blocks, wherein the data are subsequently read-out again in the same sequence from the memory blocks.
14. Method according to claim 13, characterised in that two memory blocks are provided, which raw image data are alternately read into and read from in the pull-push manner.
- 25 15. Method according to claim 13 or 14, characterised in that reading out of the data of one image line takes place in a sequence pre-determinable by the control logic and independent of the reading-in of the image data of this image line.
16. Method according to one of claims 11 to 15, characterised in that at the same time as the reading-in of the image data in an image line, reading-in of the associated

protocol data of the lower Ethernet level takes place.

17. Method according to one of claims 11 to 15, characterised in that the buffered image data is only combined into Ethernet data packets and expanded with appropriate protocol data when read-out takes place.

5 18. Method according to one of claims 11 to 17, characterised in that the data of an image line are respectively combined into a whole number of "Ethernet" packets such that none of the data packets contains data from different image lines.

(12) NACH DEM VERTRAG ÜBER DIE INTERNATIONALE ZUSAMMENARBEIT AUF DEM GEBIET DES PATENTWESENS (PCT) VERÖFFENTLICHTE INTERNATIONALE ANMELDUNG

(19) Weltorganisation für geistiges Eigentum
Internationales Büro



(43) Internationales Veröffentlichungsdatum
15. März 2001 (15.03.2001)

PCT

(10) Internationale Veröffentlichungsnummer
WO 01/19076 A1

(51) Internationale Patentklassifikation⁷: **H04N 5/232**

Burghard [DE/DE]; Konrad-Adenauer-Strasse 2,
D-65232 Taunusstein (DE).

(21) Internationales Aktenzeichen: **PCT/DE00/02451**

(22) Internationales Anmeldedatum:
26. Juli 2000 (26.07.2000)

(74) **Anwalt: WEBER, SEIFFERT & LIEKE**; Postfach 61
45, D-65051 Wiesbaden (DE).

(25) Einreichungssprache: **Deutsch**

(81) **Bestimmungsstaaten (national): JP, US.**

(26) Veröffentlichungssprache: **Deutsch**

(84) **Bestimmungsstaaten (regional):** europäisches Patent (AT,
BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,
NL, PT, SE).

(30) Angaben zur Priorität:
199 41 742.3 2. September 1999 (02.09.1999) **DE**

(71) **Anmelder (für alle Bestimmungsstaaten mit Ausnahme von US): VITRONIC DR.-ING. STEIN BILDVER-
AREITUNGSSYSTEME GMBH** [DE/DE]; Hasen-
gartenstrasse 14a, D-65189 Wiesbaden (DE).

Veröffentlicht:


— *Mit internationalem Recherchenbericht.*

*Zur Erklärung der Zweibuchstaben-Codes, und der anderen
Abkürzungen wird auf die Erklärungen ("Guidance Notes on
Codes and Abbreviations") am Anfang jeder regulären Ausgabe
der PCT-Gazette verwiesen.*

(72) **Erfinder; und**
(75) **Erfinder/Anmelder (nur für US): HOFFMANN,**

(54) **Title: CIRCUIT FOR GENERATING IMAGE DATA FOR A PC AND AN APPROPRIATE DATA TRANSFER METHOD**

(54) **Bezeichnung: SCHALTUNG ZUR ERZEUGUNG VON BILDDATEN FÜR EINEN PC UND ENTSPRECHENDES VER-
FAHREN FÜR DEN DATENTRANSFER**



(57) **Abstract:** The invention relates to a circuit for the generation of image data in real-time representation on a PC, comprising a data input for receiving raw pixel data which in general is generated by a semi-conducting, light sensitive image detection device. The invention relates furthermore to an appropriate PC with an ethernet card and an appropriate method for real-time image data representation. According to the invention, an intermediate memory is provided having a serial data output port and control logic whereby the control logic is intended for summarization of the buffered raw image data into data packets having protocol elements pertaining to the lowest ethernet protocol level (MAC-layer) in order to produce an appropriate circuit, an appropriately matching PC and an appropriate data transfer method from an image sensor to a PC in which the effort required for the presentation of graphic data on a PC is considerably less complicated as is the cost of realizing real-time image data representation.

[Fortsetzung auf der nächsten Seite]

WO 01/19076 A1




Fig. 1




Fig. 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)

☐ Declaration Submitted with Initial Filing OR ☒ Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number VIR 0002 TA
First Named Inventor Burghard Hoffmann
COMPLETE IF KNOWN
Application Number 10/070,193
Filing Date March 2, 2002
Art Unit 2671
Examiner Name

As the below named inventor, I hereby declare that:

My residence, mailing address, and citizenship are as stated below next to my name.

I believe I am the original and first inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

CIRCUIT FOR GENERATING IMAGE DATA FOR A PC AND APPROPRIATE METHOD FOR TRANSFER OF DATA

(Title of the Invention)

the specification of which

☐ is attached hereto

OR

☒ was filed on (MM/DD/YYYY) 07/26/2000 as United States Application Number or PCT International

Application Number PCT/DE00/02451 and was amended on (MM/DD/YYYY) (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56, including for continuation-in-part applications, material information which became available between the filing date of the prior application and the national or PCT international filing date of the continuation-in-part application.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or (f), or 365(b) of any foreign application(s) for patent, inventor's or plant breeder's rights certificate(s), or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent, inventor's or plant breeder's rights certificate(s), or any PCT international application having a filing date before that of the application on which priority is claimed.


Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
19941742.3	DE	09/02/1999	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

DECLARATION — Utility or Design Patent Application

Direct all correspondence to: <input type="checkbox"/>		Customer Number or Bar Code Label 		OR <input type="checkbox"/> Correspondence address below	
23368 PATENT TRADEMARK OFFICE					
Name					
Address					
City		State		ZIP	
Country		Telephone		Fax	
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.					
NAME OF SOLE OR FIRST INVENTOR :				<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any]) <u>Burghard</u>			Family Name or Surname <u>Hoffmann</u>		
Inventor's Signature <u>Burghard Hoffmann</u>				Date <u>02/25/2002</u>	
Residence: City <u>Taunusstein</u>		State <u>DEX</u>		Country <u>DE</u>	Citizenship <u>DE</u>
Mailing Address <u>Konrad-Adenauer-Strasse 2</u>					
City <u>Taunusstein</u>		State		ZIP <u>D-65232</u>	Country <u>DE</u>
NAME OF SECOND INVENTOR:				<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any])			Family Name or Surname		
Inventor's Signature				Date	
Residence: City		State		Country	Citizenship
Mailing Address					
City		State		ZIP	Country
<input type="checkbox"/> Additional inventors are being named on the _____ supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto.					